

**METHOD OF POWER CONSUMPTION REDUCTION IN CLOCKED CIRCUITS****BACKGROUND OF THE INVENTION****5 1. Technical Field:**

The present invention relates to electronic circuits, and in particular, to power consumption in electronic circuits.

**10 2. Description of Related Art:**

As engineers seek ever increasing speeds in VLSI chips, complex problems continue to rise to the forefront. Power consumption in digital logic is dominated by clocks used to control and synchronize circuit operations across a logic domain or an electronic chip. The digital logic consists of circuit elements such as NAND and NOR logic gates and latches being used as clocked gates. VLSI technology continues to advance by increasing the number of circuit elements on VLSI chips and increasing the frequency at which these circuit elements are driven.

The frequency is increased further by reducing the number of logic gates between latches. These methods result in an increased amount of overall power consumption by these circuit elements and an even higher portion taken up by clocked gates. However, only a fraction of these clocked gates are, in any large design, on cycle time limiting paths.

Some prior art power consumption reduction mechanisms have primarily focused on logic reduction and logic gate sizing. However, selective reduction of clock power by substitution of clock gates addresses the main

Docket No. AUS920010271US1

source of power consumption in state-of-the-art digital circuits.

Therefore, it would be advantageous to provide an active circuit that can reduce power consumption, such as  
5 is produced by high power consumption clocked gates, and it would be particularly advantageous to provide an active circuit to reduce power consumption by replacing those high power consumption clocked gates with lower power consumption clocked gates without affecting the  
10 target cycle time of the circuit.

**SUMMARY OF THE INVENTION**

The present invention provides a method and  
5 apparatus for reducing the power consumption of a clocked  
circuit containing a plurality of latches. A first  
latch, within the plurality of latches, is located which  
has more than a predetermined slack. The possibility of  
substituting an available second latch (requiring less  
10 power to operate) is then determined, subject to the  
constraint that the slack after substitution should still  
be positive, although it may be less than the  
predetermined number mentioned above. Where such a  
possibility is determined to exist, the first latch is  
15 then replaced with the available second latch.

AUS920010271US1

**BRIEF DESCRIPTION OF THE DRAWINGS**

The novel features believed characteristic of the  
5 invention are set forth in the appended claims. The  
invention itself, however, as well as a preferred mode of  
use, further objectives and advantages thereof, will best  
be understood by reference to the following detailed  
description of an illustrative embodiment when read in  
10 conjunction with the accompanying drawings, wherein:

**Figure 1** is a schematic diagram of a clock  
distribution system in accordance with a preferred  
embodiment of the present invention;

15 **Figure 2** is a circuit diagram of a latch circuit in  
accordance with a preferred embodiment of the present  
invention;

20 **Figure 3** is an exemplary illustration of the timing  
constraint for data input into a latch in a clocked  
circuit in accordance with a preferred embodiment of the  
present invention;

25 **Figure 4** is an exemplary illustration of a process  
of power reduction in a clocked circuit by replacing high  
power latches with low power latches and a high power  
local clock buffer with a low power local clock buffer in  
accordance with a preferred embodiment of the present  
invention; and

30 **Figure 5** is an exemplary flowchart illustrating the  
process of power reduction in a clocked circuit by  
replacing high power latches with low power latches and a  
high power local clock buffer with a low power local  
clock buffer in accordance with a preferred embodiment of  
the present invention.

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

The present invention provides a method and apparatus for power reduction in clocked circuits. The criticality of any clocked gate is identified to a target cycle time objective. A clocked gate with positive slack is replaced with a lower power consumption version of the clocked gate. Latches may have to meet a set slack threshold. Input slack, may be, for example, greater than 100 ps (picoseconds) and output slack, may be, for example, greater than 300 ps. If a latch does have sufficient slack time according to a predetermined slack threshold, this latch may be replaced by a low-power version of the latch. The mechanism of replacing low power latches in and out of a netlist may enable fine tuning of a clocked circuit design after technology mapping and during a timing correction process occurring after the initial physical design.

The clocked gate with the lower power consumption does not adversely affect the target cycle time. The ability to apply this replacement technique of a higher power consuming clocked gate with a lower power consuming clocked gate late in a design process of an electronic circuit maximizes the benefit of reduced power consumption without constraining the design process in the early stages. To minimize impact on a given electronic circuit design, an electrical equivalent and physically compatible replacement clocked gate is provided.

Referring now to **Figure 1**, a schematic diagram of a clock distribution system in accordance with a preferred

embodiment of the present invention. A clock source **105** is input into chip **110** from an oscillator source such as a saw-tooth wave generator or a phase-locked loop type clock source by way of wiring **115** on the chip. This  
5 oscillator signal is input into two receiver circuits **120**. Receiver circuits **120** each drive two central clock buffers **125**. Each clock buffer **125** in turn drives an H-tree that terminates with 16 sector buffers **130** used to re-power the clock signal. Each sector buffer **130** then  
10 drives a secondary H-tree (not shown) which terminates onto a single clock mesh (not shown), also called a clock grid, covering the entire chip area. The clock mesh is a series of vertical and horizontal low resistive wires that short together the outputs of all the clock buffers  
15 of the secondary H-tree, thus minimizing clock skew across the chip.

The clock mesh serves as the clock reference point (mclk) for the chip. The mclk signal is a "free-running" clock signal in that the clock never stops unless there  
20 is a problem with the clock source or distribution system. Devices such as latches, dynamic logic, and RAMs tap onto the mesh through local clock buffer circuits which are attached to the mesh. Some devices also connect directly to the mesh without being gated by a  
25 local clock buffer. One skilled in the art will recognize that other methods of distributing the clock may be implemented without departing from the scope and spirit of the invention.

**Figure 2** is a circuit diagram of a latch circuit in  
30 accordance with a preferred embodiment of the present invention. Latch circuit **210** includes inverters **211-213** and transistors **214-219**. Latch circuit **210** also includes

clock signal **201**, data input **202**, and output **203**. The clock load represented by the latches is dependent on the size of the clock gates inside the latch. The data delay through the latch is directly dependent upon the clock 5 gates inside the latch.

**Figure 3** is an exemplary illustration of the timing constraint for data input into a latch in a clocked circuit in accordance with a preferred embodiment of the present invention. In this example, data **302** is input 10 into latch **304**. When clock signal **310** transitions from low to high, as illustrated by clock signal waveform **309** at point **332**, data **302** is sent to logic device **306**. Data **302** may remain in logic device **306** for maximum logic delay **316** until **340** before sent to latch **308**. As 15 represented by timing diagram the time between points **334** and **340** is the maximum logic delay **316**. Therefore, for proper transmission of data **302**, data **302** must be transferred between latch **304** and latch **308** within maximum logic delay **316**, illustrated by points **334** and 20 **340**. Data **302** must be launched from latch **304** by point **334** and be received by latch **308** by point **340**.

However, actual logic delay through logic **306** may be smaller than maximum logic delay **316** such that the characteristic of each latch may be altered, for example, 25 latch **304** and **308**. Latch **304** may include latch **304** low power with increased launch time represented by the distance between points **334** and **336**. Latch **308** may include latch **308** low power with increased setup time represented by the distance between points **338** and **340**. 30 Therefore, for proper transmission of date between latch **304**, logic device **306** and latch **308**, these low power

logic delays may be taken into account.

**Figure 4** is an exemplary illustration of a process of power reduction in a clocked circuit by replacing high power latches with low power latches and high power local 5 clock buffer with low power local clock buffer in accordance with a preferred embodiment of the present invention. In this example, high power latches **402-412** may be replaced by low power latches **420-430**. When clock input **418** is input into a clocked circuit, replacement of 10 a high clock power local clock buffer **414** by a low power local clock buffer **432** may complement the process of replacing one or more high power latches **402-412** with one or more low power latches **420-430**. As described above in **Figure 1**, mesh clock **416** serves as the clock reference 15 point. Devices such as latches **402-412** tap onto the mesh through local clock buffer circuits, such as high clock power local clock buffer **414** which may be attached to the mesh. Based on the availability of a low power latch, one or more of high power latches may be replaced.

20 A timing procedure is run to test the clocked circuit. A determination is then made as to whether or not any of the latches within the plurality of latches in the clocked circuit has a slack greater than a slack threshold. If there is a latch within the plurality of 25 latches with a slack greater than a slack threshold, then a determination is made as to whether or not this latch can be replaced by an equivalent latch with a slack still greater than zero. Furthermore, a determination is made as to whether or not any of the local clock buffers within 30 the plurality of local clock buffers has upon latch replacement a lowered loading on the clock net example **418** to allow replacement by a low power local clock buffer.

**Figure 5** is an exemplary flowchart illustrating the process of power reduction in a clocked circuit by replacing high power latches with low power latches and a high power local clock buffer with a low power local

5 clock buffer in accordance with a preferred embodiment of the present invention. In this example, the operation begins by designing a clocked circuit (step **502**). Then

the clocked circuit is built per the design (step **504**).

The circuit may consist of a plurality logic gates and a

10 plurality of latches. Then a timing procedure is run to test the clocked circuit (step **506**). A determination is then made as to whether or not any of the latches within

the plurality of latches in the clocked circuit have a slack greater than a threshold slack (step **508**). If there

15 is not a latch within the plurality of latches with a slack greater than a threshold slack (step **508:NO**), a determination is then made as to whether or not local clock buffers with a reduced load is located (step **510**).

If local clock buffers with a reduced load is not located

20 (step **510:NO**), the operation terminates. If local clock buffers with a reduced load are located (step **510:YES**), then the existing local clock buffers are replaced with local clock buffers with a lower power (step **512**), and thereafter the operation terminates.

25 Returning to step **508**, if there is a latch within the plurality of latches with a slack greater than a threshold slack (step **508:YES**), then the latch with slack greater than the threshold slack is replaced with a latch with a slack greater than zero (step **514**). Then the modified

30 circuit design is retimed (step **516**). Then a determination is made as to whether or not the slack is

less than zero for the modified circuit design (step **518**). If the slack is not less than zero for the modified circuit design (step **518:NO**), the operation returns to step **510** in which a determination is made as to whether or 5 not there is a latch with a slack greater than the threshold slack. If the slack is less than zero for the modified circuit design (step **518:YES**), then replacement of the latch is reversed (step **520**) and then the operation returns to step **510** in which a determination is made as to 10 whether or not there is another latch with a slack greater than the threshold slack.

Therefore, the present invention provides a mechanism by which power consumption of an active circuit can be reduced, such as produced by high power consumption 15 clocked gates, and to provide an active circuit to reduce power consumption by replacing those high power consumption clocked gates with lower power consumption clocked gates without affecting the target cycle time of the circuit. If such a replacement is made, the modified 20 circuit is then tested to determine whether the slack of such clocked circuit is still greater than zero. If such condition in the clocked circuit is found, the replacement latch remains in the circuit. However, if the characteristics of the clocked circuit results in slack 25 less than zero, then the replacement latch is taken out of the modified circuit and the original latch reinserted. Upon completion of latch replacement, the load characteristic of all latches driven by a given local clock buffer is evaluated and a lower power level is 30 inserted based on the actual load reduction on, for example, clock net **418** in **Figure 4**.

The description of the present invention has been

Docket No. AUS920010271US1

presented for purposes of illustration and description,  
but is not intended to be exhaustive or limited to the  
invention in the form disclosed. Many modifications and  
variations will be apparent to those of ordinary skill in  
5 the art. The embodiment was chosen and described in  
order to best explain the principles of the invention,  
the practical application, and to enable others of  
ordinary skill in the art to understand the invention for  
various embodiments with various modifications as are  
10 suited to the particular use contemplated.